VIRTUAL TUTORIAL


SYNCHRONIZED CLOCKS

JANUARY 2025
GREG ARMSTRONG
PRINCIPAL SYSTEM ARCHITECT, TIMING DIVISION
ANALOG & CONNECTIVITY
RENESAS ELECTRONICS CORPORATION





WHAT IS "SYNCHRONIZATION"



PHASE-LOCKED LOOP (PLL)

... A CONTROL SYSTEM THAT GENERATES AN OUTPUT SIGNAL WHOSE PHASE IS RELATED TO THE
PHASE OF AN INPUT SIGNAL. THERE ARE SEVERAL DIFFERENT TYPES; THE SIMPLEST IS AN
ELECTRONIC CIRCUIT CONSISTING OF A VARIABLE FREQUENCY OSCILLATOR AND A PHASE DETECTOR
IN A FEEDBACK LOOP. WIKIPEDIA


WHAT DOES A PLL DO?


Generate a clock that is phase and frequency locked to an input clock.

- The output clock frequency can be of the same frequency, an integer multiple, or a fraction of the input clock frequency.
- Input edge to output edge phase alignment can be achieved.


Input clock frequency to output clock frequency ratio must be a positive integer or a fractional number.

- 19.44 MHz to 66/64*255/237*78125/77760*622.08 MHz is possible.
- 10 MHz to π MHz is not possible (afaik).





PLL BUILDING BLOCKS: PHASE COMPARATOR



The Phase Comparator establishes the "error" between the reference input and the clock output; using a feedback

- Most Digital PLLs (DPLLs) use a Time to Digital Converter (TDC) as a Phase Frequency Detector (PFD) to measure the phase of the two clocks and produce a
 digital word representing the error
 - TDC can be looked at as a timestamper, resolution determined by the sampling clock
- The TDC timestamps the reference and feedback edges, and the PFD mathematically tracks the phase offset between the selected reference and feedback clocks

The measured phase difference can go well beyond 1 period, or Unit Interval (UI), of the reference and feedback clocks; thus, the phase comparator must be able to measure over a large range of multiple input/feedback clock periods

- Various telecom standards define a jitter & wander tolerance requirement the widest is defined is 18µsp-p
- For example, if the input clock has a nominal period of 8ns (125 MHz), then the jitter tolerance requirement equates to ± 1125 UI



PLL BUILDING BLOCKS: LOOP FILTER




The phase error is processed by the loop filter (LF) or low-pass filter (LPF), which filters out high frequency phase noise (jitter)

- LF is a combination of proportional and integral (PI) control, which generates a control signal for controlling the oscillator
- The integrator is an additional pole, therefore 2nd order (may be referenced as "Type 2" PLL)

The LF determines the bandwidth (BW) of the PLL (i.e. cut-off frequency)

• Other functionality, such as phase slope limiting (PSL), locking range, and holdover functionality may be done as well

PLL BUILDING BLOCKS: CONTROLLED OSCILLATOR




a digital synthesizer which pulls the frequency up or down (using a digital word representing a fractional frequency offset (FFO))

As mentioned earlier, the resulting output clock is fed back to the phase comparator

Usually includes an integer or fractional feedback divider along the feedback path to allow for "any" frequency synthesis.

PLL: USE WITH PACKET CLOCKS



A timing protocol, such as IEEE 1588, can be used as the phase (or time) comparator

- Still follows same model as PLL, but may introduce a packet selection block
- Without packet selection, the packet delay variation (PDV) will have a significant impact to the loop filter

The LF will typically be designed to support much lower update intervals of the phase error

- This is due to packet dropping and/or to attenuate the impact of PDV
- Typically requires a more stable local clock source (oscillator, or maybe physical layer assistance)


PHASE LOCKED LOOPS (PLL)

OPERATING MODES

PLL MODES: FREERUN, LOCK AND HOLDOVER

- Freerun mode; the DPLL does not track any input clock. The output clock is at the centre (nominal) frequency, offset is zero (i.e. switch is open).
- Normal / Lock mode; the DPLL tracks the input clock. The output clock is tracking (locked) to phase & frequency of the input clock (i.e. switch is in position 1).
- Holdover mode; Typically used when the input clock fails. The PLL no longer tracks its input clock; the proportional path is
 reset to zero and the integrator frozen at its last value. Optionally, the integrator uses the last valid frequency offset from
 memory (i.e. switch is in position 2). The phase detector should also be reset to flush out its phase history.
 - clock becomes an autonomous synchronization source

In freerun mode, or after entry into holdover mode, frequency is subject to ageing drift and to the influence of temperature on the local oscillator.




PLL MODES: HOLDOVER @ CONSTANT TEMPERATURE

Fractional frequency:

$$y(t) = y_0 + D \cdot t$$

where y_0 = initial frequency offset

D =frequency drift rate (constant)




Time error:

$$x(t) = x_0 + y_0 \cdot t + \frac{D}{2} \cdot t^2$$

where x_0 = initial phase offset

 y_0 = initial frequency offset

D =frequency drift rate (constant)



PHASE LOCKED LOOPS (PLL)

RESPONSE TO INJECTED NOISE


PLL: JITTER & WANDER FILTERING


What is jitter & wander?

- Jitter, wander, phase noise is a variation of the clock's frequency/period/phase
- Essentially a phase modulation (due to noise or other disturbances) of the carrier clock when compared to an ideal reference
 - Jitter = short-term variations
 - Wander = long-term variations
- ITU-T G.810 defines noise frequencies <10Hz as wander and frequencies >10Hz as jitter
 - In Telecom, the period of the clock is called Unit Interval (UI)

The function of a PLL is to attenuate jitter and transfer wander


 In other words, tolerate noise at the input without losing lock to the reference








PLL: STEP RESPONSE & JITTER TRANSFER OF A TYPE 2 DPLL



A PLL's step response has an overshoot and the frequency domain transfer function has peaking.

- Phase corrections mainly done through proportional path, along with any PSL
- Frequency, or drift, corrections done through the integrator path, including damping (i.e. gain peaking control)

PLL: RESPONSE TO INJECTED NOISE





$$X_{OUT}(t) = X_{IN}(t) * h_{IN}(t)$$
$$X_{OUT}(s) = X_{IN}(s) \cdot H_{IN}(s)$$

where $h_{IN}(t)$ = impulse response


$$H_{IN}(s)$$
 = transfer function = Laplace $\{h_{IN}(t)\}$

PLL is a low-pass filter for input noise






PLL is a high-pass filter for oscillator noise




PHASE LOCKED LOOPS (PLL)

CLOCK COMBINING


COMBINING TWO PLLS



TWO PLLS: RESPONSE TO INJECTED NOISE



Band-pass filter for In2 Noise to Out





TWO PLLS: SPECTRAL DENSITIES


Three spectral densities (phase-time) ...

... combined by the 2-input PLL, ...

... result in this out spectral density:









TWO PLLS: APPLICATIONS

 GNSS & Cesium clock in enhanced Primary Reference Time Clocks (ePRTC)

 PTP & SyncE in boundary clocks (T-BC) and slave clocks (T-TSC)


Note: PLL with 2 inputs is not the only way of combining 2 references







G.8273.2 T-BC: RESPONSE TO INJECTED SYNCE NOISE



Renesas.com

Timing is the heartbeat of the system

