



Virtual Primary Reference Timing Clock (vPRTC)


Introduction

Microchip is the world leader in time and synchronization technologies that enable critical services. Microchip’s history of innovation continues with the virtual Primary Reference Time Clock (vPRTC), a network architecture that can deliver extremely stable, sub-100 nanosecond time to any point on a DWDM network. Specifically designed to enhance new or existing DWDM networks, the TimeProvider® 4100 High-Performance Boundary Clock can supercharge the optical transport layer to create a “virtual PRTC” that offers deterministic, resilient timing services at unprecedented levels of accuracy, saving operators time, expense, and complexity throughout the network.

The increased need for clock accuracy and precision in critical infrastructures such as communications, transportation, energy, and data centers is well understood. GNSS has been deployed ubiquitously across these industries as the “only way” to deliver local 100 ns timing solutions to growing areas of need, resulting in rapid proliferation of highly accurate point timing solutions in mission-critical applications.

Today, the conversation is shifting from pure accuracy and precision to security and resiliency. It is not enough to simply deliver an accurate timing instance. Critical infrastructure operators must consider their overall timing hygiene and know that their source of timing can be trusted, that it is validated, that they have network wide visibility and monitoring. Most importantly, they must ensure that they have resiliency in the form of backups and protection when something goes wrong.

Figure 1. The Virtual Primary Reference Time Clock Provides Secure and Resilient Timing to Critical Infrastructures



The vPRTC is simple in concept. It blends proven timing technologies into a centralized and protected source location, and utilizes commercial fiberoptic network links with advanced IEEE[®] 1588 Precision Time Protocol (PTP) high accuracy boundary clocks to distribute PRTC 100 ns level timing to end points hundreds of kilometers away where it is needed. The central locations receive their UTC time traceability from GNSS using highly protected and validated receivers. Threats in the form of GNSS spoofing or jamming attacks are continuously monitored using advanced firewall technologies to assure only valid signals from the sky are passed to the central clock. The central clocking system employs industry proven cesium atomic clocks to establish 30 ns guaranteed accuracy traceable to UTC. If GNSS is detected to be not valid or even completely denied, the vPRTC source maintains 100 ns traceability to UTC for a minimum of 14 days.

With these highly resilient clocks in place, the operator can use their secure fiber optic network to distribute protected timing to all locations that need it. Just as a GNSS satellite based timing system distributes timing to end points using open air transmission, the vPRTC distributes timing using the fiber optic network. The difference is that the fiber optic network is 100% in control of the network operator, and can be secured. The vPRTC architecture can be deployed as the sole source of timing, or can be deployed as a back-up to GNSS based timing solutions.

One of the first industries to adopt the vPRTC architecture is the communications industry. Communications networks have a long history of using centralized cesium atomic clocks and network based clock distribution technologies. With 5G exploding and with increased need for PRTC 100 ns level timing in more and more locations, operators are looking for more protected and resilient ways to deliver timing for their 5G networks. This paper examines engineering considerations for the vPRTC architecture, and presents initial field proven results.

Table of Contents

Introduction.....	1
1. Precise Timing and Network Requirements.....	4
2. End Application Requirements Drive Synchronization Architectures.....	5
2.1. End-to-End Time Error	5
3. Phase Synchronization	6
3.1. Time Boundary Clocks	6
3.2. Operational Impacts of T-BC Changes.....	7
4. The Virtual Primary Reference Time Clock (vPRTC) Network.....	8
4.1. Virtual PRTC Network Transport	9
5. Optical Transport (DWDM).....	10
5.1. The TimeProvider 4100 High Performance Boundary Clock (HPBC).....	10
5.2. Deployment on the DWDM System	10
6. Virtual PRTC Reference Architecture.....	11
6.1. Performance Results	12
6.2. vPRTC and Operator Requirements	13
6.3. Comparison of vPRTC with PTN.....	14
7. Conclusion.....	15
8. Revision History.....	16
The Microchip Website.....	17
Product Change Notification Service.....	17
Customer Support.....	17
Microchip Devices Code Protection Feature.....	17
Legal Notice.....	18
Trademarks.....	18
Quality Management System.....	19
Worldwide Sales and Service.....	20

1. Precise Timing and Network Requirements

The 5G NR architecture imposes the use of PTP as the primary timing protocol for delivery of timing to the Radio Units (RU) (see [5G Changes Network Timing Architectures](#)). From an operator perspective, the biggest question is where to locate the source Primary Reference Time Clock (PRTC). There is not a natural demark point in 5G transport networks such as the BBU in 4G. This challenge can be solved by deploying the vPRTC where every point on the network can be at the equivalent PRTC performance level (100 ns).

Network operators prefer that timing and synchronization, a critical and fundamental function of modern networks, be predictable and stable, but also need flexibility in transport network engineering. The following table contrasts these different requirements.

Table 1-1. Contrasting Network and Timing Requirements

Generic	Synchronization Network
Flexible transport technology	Deterministic
Flexible interface speeds	Resilient
Flexible switch/router capacity	Traceable to primary reference
Flexible networking protocols	Future proof
Flexibility provisioning	Independent from transport layer Independent from traffic


2. End Application Requirements Drive Synchronization Architectures

End application requirements drive network timing architectures. Modern mobile networks require tight frequency and/or time alignment between adjacent RU. Both the transport and synchronization networks must be engineered to guarantee these timing parameters. The synchronization network needs to be designed to support the tightest requirements required with agility to address the continual evolution to tighter end application timing requirements.

2.1 End-to-End Time Error

For the radio elements on a network to meet the time or frequency alignment required, the network must transport the timing signal from the source clock to the radios. Time Error (TE) is with reference to a well-known (traceable) time/clock, usually UTC. LTE and 5G radios must have a maximum TE of ± 50 ppb for frequency and $\pm 1.5 \mu\text{s}$ for phase coordination. The basic end-to-end architecture is shown as follows.

Figure 2-1. Basic Network Timing Architecture



Synchronization architecture is segmented into Source, Transport, and Use. The major challenge for mobile operators is to transport the timing from the source clock to the end application within the stated TE requirements.


3. Phase Synchronization

LTE and 5G networks either use GNSS at the base stations or PTP (also known as IEEE 1588).

A Primary Reference Time Clock (PRTC) in conjunction with the PTP Grandmaster supports two-way communications with PTP packets to the PTP clients, which then extract the phase information and use it to synchronize the radio elements.

For phase-based LTE-TDD/LTE-A and 5G services, operators have a choice of PTP profiles: G.8275.2 uses a UDP unicast over IP layer 3 model. This protocol does not require dedicated clocking hardware in the network elements, G.8275.1 uses multicast PTP on L2 transport. This hop-by-hop model requires a G.8273.2 Time Boundary Clock (T-BC) to control the PTP signal and a G.8262.1 syncE (eEEC) phy to stabilize the element oscillators on every transport node. The G.8275.1 architecture is shown as follows.

Figure 3-1. G.8275.1 Architecture



3.1 Time Boundary Clocks

The time boundary clock T-BC plays a critical role in providing on-path support of the G8275.1 PTP timing service. Although the T-BC function is normally considered as an embedded function in switches and routers along the path, it can also be stand-alone which will be discussed shortly.

To ensure the network can transport PTP within the required TE, the T-BC must meet tight specifications. These have evolved over the past ten years.

The following table shows the time error requirements from Class A through Class D.

Table 3-1. cTe Specifications for T-BC (G.8273.2) and T-TSC (G.8273.3)

Parameter		Class A	Class B	Class C	Class D	Class D+	Unit
maxITEI	Unfiltered	100	70	20–22	10		ns
cTE+dTE _L				15	10	5	ns
cTE		50	20	10	5	3	ns
dTE _L (MTIE)	Constant temp up to 1.000 s	40	40	10	5	2	ns
	Variable temp up to 10.000 s	40	40	FFS	5		ns
dTE _L (TDEV)	Constant temp up to 1.000 s	4	4	2	1		ns
dTE _H	Variable temp up to 1.000 s	70	70	20	10		ns

3.2 Operational Impacts of T-BC Changes

Operators prefer maximum flexibility in network service engineering, and a very stable synchronization network independent of transport and protocol changes. The constant change in T-BC specifications requires continual hardware changes in the transport elements that can be costly and disruptive.

4. The Virtual Primary Reference Time Clock (vPRTC) Network

The G.8272 PRTC source clock in conjunction with a PTP GM function has the following basic attributes:

- GNSS input (to capture time/phase information relative to UTC)
- PTP output using G.8275.1 or G.8275.2 profiles
- Maximum TE for the PTP output of ± 100 ns (The PRTC also has MTIE & TDEV requirements, refer to ITU-T recommendation G.8272.)

The ITU considers the PRTC clock function and PTP GM protocol function as separate components. The term PRTC is sometimes used to define a system that supports both functions in an integrated unit although many PRTC units are deployed as standalone clock functions.

Furthermore, these functional components may be standalone or integrated into a Network Element. However, since G.8272 defines functions not an implementation, a network that meets the G.8272 specification end-to-end can be described as a network-based, or “virtual” PRTC.

A virtual PRTC can be defined as a network that meets the following requirements:

- PRTC-A specification $\leq \pm 100$ ns time accuracy relative to UTC on a PTP output at any point on the network
- G.8272 MTIE mask at the PTP output at any point on the network
- G.8272 TDEV mask at the PTP output at any point on the network
- Can provide SyncE (eEEC) at any point on the network (optional)
- Can provide any PTP output anywhere on the network
- Can provide 1PPS, and Time of Day (ToD) output anywhere on the network (optional)

To do this the vPRTC requires a set of well-defined clocking and transport components:

Network Components


- Source clocks:
 - Enhanced Primary Reference Clock (ePRC) Cesium clock for frequency holdover
 - Enhanced Primary Reference Time Clock (ePRTC) for phase holdover
 - Primary Reference Time Clock class B (PRTC-B) high-performance source clock
- Transport clocks:
 - High-Performance Optical Boundary Clock (HPBC) Class D or better

Network Requirements

- Preferred transport type DWDM pure lambda (recommended)
- Transport directly at Layer 0 (Dark Fiber)
- Uses any appropriate PTP profile
- May optionally use SyncE

The vPRTC uses the ITU transport model for G.8275.1 as follows:

Figure 4-1. vPRTC as an ITU-T G.8275.1 Model



4.1 Virtual PRTC Network Transport

To meet the tight time transfer requirements of the vPRTC, the optimal transport is a DWDM optical network. Separating the PTP flow from higher layer transport and protocols ensures that network timing can meet stringent end-to-end requirements and avoids the complexities and uncertainties inherent when engineering PTP over the OTN, Ethernet, or MPLS layers. It also adds an intrinsic layer of security. In some use cases a vPRTC in an OTN environment with Class C Boundary Clocks in the timing could be engineered with a limited number of hops. The key to this implementation would be the ePRTC component of the vPRTC architecture.

5. Optical Transport (DWDM)

Dense Wavelength Division Multiplexing (DWDM) multiplexes signals onto a single optical fiber pair. More than 80 separate wavelengths can share a single optical fiber while maintaining complete separation of the data streams. This allows carriers to add multiple services inside the same fiber/lambda. A dedicated lambda can be used for services such as timing.

As with Ethernet (L2), the native DWDM network is subject to asymmetries caused by separate fibers for transmit and receive, signal regeneration, O-E-O switching, and the frequency differences between lambda. Even small local effects per system can have a significant cumulative impact on phase transport. The most effective management of these local effects would be to use a control mechanism like a T-BC on the DWDM Network Element. But, DWDM systems today do not have embedded clocks comparable to those found on L2/L3 switch/routers.

Microchip has solved this problem with the TimeProvider® 4100 High-Performance Boundary Clock (HPBC).

5.1 The TimeProvider 4100 High Performance Boundary Clock (HPBC)


The TimeProvider 4100 is a sophisticated network clocking element with the ability to transfer timing with extraordinary levels of precision, and can be configured in different operational modes: ePRTC, PRTC-A, PRTC-B, Gateway Clock, and as a HPBC designed for the optical layer. In HPBC or “Boundary Clock” mode it meets or exceeds ITU-T G.8273.2 Class D specifications as given above. For more information on operational modes, refer to the TimeProvider 4100 Datasheet.

While the HPBC on the DWDM plays a similar role, it is a quite different to an Ethernet T-BC. The latter are unidirectional, have a single clock domain, and a very basic de-jitter function. The HPBC is a sophisticated clocking element with multiple PTP inputs and clients and dual clock domains per port. With full bi-directional functionality the system accepts PTP input from different directions (“East” and “West”) simultaneously. HPBC monitors the incoming clocks and selects the most stable, highest quality input. HPBC also runs a global Best Master Clock Algorithm (BMCA) function that enables fast switchover between PTP inputs as necessary.

5.2 Deployment on the DWDM System

Modern DWDM Reconfigurable Add/Drop Multiplexer (ROADM) systems can employ add/drop filters to create a hop-by-hop channel over a bidirectional link that is well suited for precise time transfer. In this case, the TimeProvider 4100 PTP output can be directly connected to the DWDM. This method enables transport of timing at the most fundamental frequency layer of the network, provides a non-blocking path independent of user traffic, avoids impact of any congestion in L2 or L3 switches, avoids impact on timing of upper layer network or protocol re-arrangements, and insulates the timing network from extraneous L1/L2/L3 engineering or provisioning. The following figure shows a DWDM transport interconnect example.


Figure 5-1. TimeProvider® 4100 HPBC DWDM Transport Example



6. Virtual PRTC Reference Architecture

The reference architecture shown in the following figure is typical of several vPRTC deployments. City West and City East represent the “area timing hubs” where core ePRTC clock systems are deployed. These systems include ePRC-compliant cesium clocks, and GNSS firewall validated inputs to the TimeProvider ePRTC system to establish a highly resilient autonomous timescale for the operator network. The TimeProvider 4100 HPBC function bridges the Optical Add/Drop Multiplexer (OADM) transport elements maintaining PTP BC class D $< \pm 5$ ns time transfer hop-by-hop over the transport network. The entire end to end vPRTC precision time distribution network is under constant monitoring and validation by the TimePictra[®] management system. Typical time transfer error on this type of network from the source clock (City West, for example) to the clock output is less than 20 ns at any node.

Figure 6-1. TimeProvider[®] 4100 HPBC Test Bed (Dedicated Bidirectional Lambdas over 345 km)



• **DWDM example:**

- Optical Splitters in DWDM route for adjacent Wavelengths for Sync (1605/1615 nm)
- Bi-di Transmission same Fiber
- One lambda E to W one lambda W to E
- Bi-di SFPs in HPBC
- 6 T-BC in chain

• **Sync Performance:**

- Typical Time Error < 20 ns


6.1 Performance Results

The above figure summarizes proof of concept trial results. The actual time error results were well below the target values. The HPBC performed at less than ± 3 ns time error. This is comfortably below the BC class D budget of ± 5 ns. Additional lab test results are shown below demonstrating individual HPBC measurements, and multi-hop scenarios.

The following figure shows the typical performance of a system on a test network.

- Measured $\text{MAX}|TE| = 1.7$ ns
- TE observed was well within nominal Class D (± 5 ns)


Figure 6-2. 85 km PTP over Dedicated Lambda with cTE Compensation



The following figure shows the accumulated cTE over 6 HPBC on a test network. As can be seen, the TimeProvider 4100 HPBC has demonstrated exceptional accuracy and precision, with unprecedented control of constant time error across the network.

- No appreciable growth in constant time error (cTE)
- Dynamic noise accumulation (dTE) showed modest growth
- Class D performance maintained over 5 nodes

Figure 6-3. Accumulated cTE over 344.5 km and 6 Switches on a Test Network



6.2 vPRTC and Operator Requirements

It is important to evaluate the vPRTC mapped against operator requirements noted above.

Table 6-1. Comparison of Operator Requirements and vPRTC

Operator Requirement	vPRTC Architecture Advantages
Independence	<p>The ePRTC function establishes an autonomous timescale using cesium atomic clocks in core locations that are calibrated to UTC using GNSS, but can operate independent from GNSS.</p> <p>Network architecture can evolve without requiring changes in the timing and synchronization architecture</p>
Security and reliability	<p>Use of a dedicated lambda makes it extremely difficult to hack or spoof the PTP flow. The HPBC would immediately detect any anomaly at the protocol layer.</p> <p>Bidirectional timing flows are an option for ring and linear ring topologies that provides redundancy.</p> <p>Core ePRTC sites can be further protected using Microchip's BlueSky™ GNSS Firewall solution to monitor and protect the system from potential GNSS spoofing or timing anomalies.</p> <p>For more information about the BlueSky GNSS Firewall, see Microchip Synchronization and Timing Systems.</p>
Monitoring and visibility	<p>The entire system is monitored and managed with the Microchip TimePictra® end-to-end synchronization management system.</p>
Reliability/Continuity	<p>Engineer timing at the most fundamental layer (optical DWDM) where it is not subject to continual change as the network upper layers/protocols evolve and must be changed or re-engineered.</p>
Predictable and deterministic	<p>Timing traceable to a source clock and UTC. Well known predictable delay independent of change in any other layer or network function.</p>
Scale	<p>Timing evolves gracefully with the expansion of the optical network.</p>
Flexibility	<p>Use any PTP profile, SyncE optional.</p>
Elasticity	<p>Deliver timing at any level of precision to <100 ns for telecom, power, finance, data center, smart city, and more.</p>

6.3 Comparison of vPRTC with PTN

It is also interesting to compare the Ethernet-based PTN and vPRTC.

Table 6-2. Comparison of L2 PTN and vPRTC with HPBC

Parameter	L2 PTN	vPRTC with HPBC
PTP profile	G.8275.1	G.8275.1, G.8275.2
eEEC (G.8262.1)	Mandatory	Optional
T-BC (cTE)	Class C (± 10)	<Class D+ (± 3 ns)
Timing flow	Unidirectional	Bidirectional
De-jitter	Basic	Sophisticated de-jitter and clock selection
Management	None	Tightly integrated sync network management
BC monitoring	None/basic	Rich onboard monitoring
Transport	L2	Independent transport layer
PTP flow	In-band with user traffic	Out-of-band/independent from user traffic
Implementation	Embedded in switch	Stand-alone on any DWDM
Brown Field	No	Yes: new or legacy DWDM
Redundancy	Basic A-BMCA	Global (enhanced) A-BMCA

7. Conclusion

As networks evolve through the next phase of advanced smart 5G services, there will be an increasing requirement for even more precise timing to the edge of the network. Operators will require long term stability and predictability of the timing network, while ensuring low cost, flexibility, and adaptability when engineering the service layers.

The virtual Primary Reference Timing Clock is a new concept for a highly secure and protected network-based timing architecture developed to meet the expanding needs of modern critical infrastructures. Please contact your Microchip representative to learn more about how our solutions enable operators to build a vPRTC network delivering ultra-high precision timing services with unmatched stability, security, and reliability.

8. Revision History

Revision	Date	Section	Description
A	08/2020		Initial Revision

The Microchip Website

Microchip provides online support via our website at www.microchip.com/. This website is used to make files and information easily available to customers. Some of the content available includes:

- **Product Support** – Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- **General Technical Support** – Frequently Asked Questions (FAQs), technical support requests, online discussion groups, Microchip design partner program member listing
- **Business of Microchip** – Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

Product Change Notification Service

Microchip's product change notification service helps keep customers current on Microchip products. Subscribers will receive email notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, go to www.microchip.com/pcn and follow the registration instructions.

Customer Support

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Embedded Solutions Engineer (ESE)
- Technical Support

Customers should contact their distributor, representative or ESE for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in this document.

Technical support is available through the website at: www.microchip.com/support

Microchip Devices Code Protection Feature

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods being used in attempts to breach the code protection features of the Microchip devices. We believe that these methods require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Attempts to breach these code protection features, most likely, cannot be accomplished without violating Microchip's intellectual property rights.
- Microchip is willing to work with any customer who is concerned about the integrity of its code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not mean that we are guaranteeing the product is "unbreakable." Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Legal Notice

Information contained in this publication is provided for the sole purpose of designing with and using Microchip products. Information regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AnyRate, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, chipKIT, chipKIT logo, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Klear, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PackeTime, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TempTrackr, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, FlashTec, Hyper Speed Control, HyperLight Load, IntelliMOS, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, Vite, WinPath, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BlueSky, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, INICnet, Inter-Chip Connectivity, JitterBlocker, KlearNet, KlearNet logo, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2020, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

ISBN: 978-1-5224-6538-6

Quality Management System

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.

Worldwide Sales and Service

AMERICAS	ASIA/PACIFIC	ASIA/PACIFIC	EUROPE
<p>Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Tel: 480-792-7277 Technical Support: www.microchip.com/support Web Address: www.microchip.com</p> <p>Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455</p> <p>Austin, TX Tel: 512-257-3370</p> <p>Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088</p> <p>Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075</p> <p>Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924</p> <p>Detroit Novi, MI Tel: 248-848-4000</p> <p>Houston, TX Tel: 281-894-5983</p> <p>Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453 Tel: 317-536-2380</p> <p>Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608 Tel: 951-273-7800</p> <p>Raleigh, NC Tel: 919-844-7510</p> <p>New York, NY Tel: 631-435-6000</p> <p>San Jose, CA Tel: 408-735-9110 Tel: 408-436-4270</p> <p>Canada - Toronto Tel: 905-695-1980 Fax: 905-695-2078</p>	<p>Australia - Sydney Tel: 61-2-9868-6733</p> <p>China - Beijing Tel: 86-10-8569-7000</p> <p>China - Chengdu Tel: 86-28-8665-5511</p> <p>China - Chongqing Tel: 86-23-8980-9588</p> <p>China - Dongguan Tel: 86-769-8702-9880</p> <p>China - Guangzhou Tel: 86-20-8755-8029</p> <p>China - Hangzhou Tel: 86-571-8792-8115</p> <p>China - Hong Kong SAR Tel: 852-2943-5100</p> <p>China - Nanjing Tel: 86-25-8473-2460</p> <p>China - Qingdao Tel: 86-532-8502-7355</p> <p>China - Shanghai Tel: 86-21-3326-8000</p> <p>China - Shenyang Tel: 86-24-2334-2829</p> <p>China - Shenzhen Tel: 86-755-8864-2200</p> <p>China - Suzhou Tel: 86-186-6233-1526</p> <p>China - Wuhan Tel: 86-27-5980-5300</p> <p>China - Xian Tel: 86-29-8833-7252</p> <p>China - Xiamen Tel: 86-592-2388138</p> <p>China - Zhuhai Tel: 86-756-3210040</p>	<p>India - Bangalore Tel: 91-80-3090-4444</p> <p>India - New Delhi Tel: 91-11-4160-8631</p> <p>India - Pune Tel: 91-20-4121-0141</p> <p>Japan - Osaka Tel: 81-6-6152-7160</p> <p>Japan - Tokyo Tel: 81-3-6880-3770</p> <p>Korea - Daegu Tel: 82-53-744-4301</p> <p>Korea - Seoul Tel: 82-2-554-7200</p> <p>Malaysia - Kuala Lumpur Tel: 60-3-7651-7906</p> <p>Malaysia - Penang Tel: 60-4-227-8870</p> <p>Philippines - Manila Tel: 63-2-634-9065</p> <p>Singapore Tel: 65-6334-8870</p> <p>Taiwan - Hsin Chu Tel: 886-3-577-8366</p> <p>Taiwan - Kaohsiung Tel: 886-7-213-7830</p> <p>Taiwan - Taipei Tel: 886-2-2508-8600</p> <p>Thailand - Bangkok Tel: 66-2-694-1351</p> <p>Vietnam - Ho Chi Minh Tel: 84-28-5448-2100</p>	<p>Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393</p> <p>Denmark - Copenhagen Tel: 45-4485-5910 Fax: 45-4485-2829</p> <p>Finland - Espoo Tel: 358-9-4520-820</p> <p>France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79</p> <p>Germany - Garching Tel: 49-8931-9700</p> <p>Germany - Haan Tel: 49-2129-3766400</p> <p>Germany - Heilbronn Tel: 49-7131-72400</p> <p>Germany - Karlsruhe Tel: 49-721-625370</p> <p>Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44</p> <p>Germany - Rosenheim Tel: 49-8031-354-560</p> <p>Israel - Ra'anana Tel: 972-9-744-7705</p> <p>Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781</p> <p>Italy - Padova Tel: 39-049-7625286</p> <p>Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340</p> <p>Norway - Trondheim Tel: 47-72884388</p> <p>Poland - Warsaw Tel: 48-22-3325737</p> <p>Romania - Bucharest Tel: 40-21-407-87-50</p> <p>Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91</p> <p>Sweden - Gothenberg Tel: 46-31-704-60-40</p> <p>Sweden - Stockholm Tel: 46-8-5090-4654</p> <p>UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820</p>